Abstract-In this paper, an analysis of the methodologies proposed in the past years to automate the synthesis of radiofrequency (RF) integrated circuit blocks is presented. In the light of this analysis, and to avoid nonsystematic iterations between sizing and layout design steps, a multiobjective optimizationbased layout-aware sizing approach with preoptimized integrated inductor(s) design space is proposed. An automatic layout generation from netlist to ready-to-fabricate prototype is carried in-the-loop for each tentative sizing solution using an RF-specific module generator, template-based placer and evolutionary multinet router with preoptimized interconnect widths. The proposed approach exploits the full capabilities of the most established computer-aided design tools for RF design available nowadays, i.e., RF circuit simulator as performance evaluator, electromagnetic simulator for inductor characterization, and layout extractor to determine the complete circuit layout parasitics. Experiments are conducted over a widely used circuit in the RF context, showing the advantages of performing complete layoutaware sizing optimization from the very initial stages of the design process.
time-to-market constraints due to the high demand for wireless data communication systems, where these circuits play a major role. Avoiding costly redesign cycles and minimizing post-fabrication tuning and compensation work for first-pass fabrication success have become important objectives in circuit design [1] . However, RF circuits are among the most difficult ones to design not only due to the extremely wide range of frequencies and dynamic ranges involved, but also due to their dependence from nonreliable models of passive devices, e.g., integrated inductors, which are still the most critical integrated components, and to the catastrophic impact of layout parasitics at gigahertz frequencies.
Regarding integrated inductors, equivalent analytical models have been developed to avoid the usage of computationally expensive electromagnetic (EM) simulators during the initial stages of the design process. However, these models fail to accurately predict performances of the complete inductor design space (IDS), ultimately leading to design errors. Moreover, to account for layout parasitics during manual design, RF designers must at least draw a first-cut layout for a satisfactory sizing solution, and then, the parasitics extracted from that solution are used as an estimation for the subsequent resizing process, until all design specifications are met. This manual methodology leads to undesired and time-consuming redesign iterations between electrical and physical design steps, since the parasitics of only one layout are considered for different active and passive device sizes, and, in addition, the results of this process remain ultimately unpredictable. One viable way to deal with these bottlenecks is to develop and adopt RF-specific electronic design automation tools.
In this paper, an automatic synthesis methodology targeted at RF IC blocks is proposed to tackle the abovementioned problems. The methodology combines EM-characterized integrated inductors and, for the first time in this research field, in-the-loop and accurate parasitic extraction from readyto-fabricate layout prototypes during a sizing optimization procedure. Unlike previous solutions, where approximated/ custom solutions are taken for inductors and/or circuit layout parasitics, this methodology exploits the full capabilities of established off-the-shelf tools for RF IC design, i.e., EM simulator, RF circuit simulator, and layout parasitic extractor. By doing so, the methodology introduces automation at the block-level design flow, providing robust solutions by automatically exploring the layout-aware design space, without driving designers away from their current workspace and traditional tools. This paper is organized as follows. In Section II, the stateof-the-art is reviewed and the innovative contributions of this paper discussed. In Section III, the architecture of the two-step 0278-0070 c 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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layout-aware flow for RF IC blocks is described, and, in Section IV, the automatic in-the-loop layout generation is discussed. In Section V, implementation results are presented, and, finally, in Section VI, the conclusions are drawn.
II. STATE-OF-THE-ART REVIEW AND DISCUSSION Nowadays, the automation of analog, mixed-signal, and RF IC sizing by means of optimization-based techniques is an established concept, where either circuit simulators or analytical models are used to accurately evaluate or estimate, respectively, the performances of the tentative solutions, as referred in [2] . These optimization-based design methodologies overcome the drawbacks of knowledge-based design approaches by using search algorithms that efficiently explore the design space, whereas knowledge-based methodologies apply an iterative procedures to size each device from userdefined analytical equations [3] . Still, to achieve robust circuit designs, complete layout parasitic effects must be considered during the optimization flow. In order to develop a successful RF IC layout-aware synthesis methodology, four key aspects must be considered that will help us to classify and compare existing approaches: 1) how the circuit performances are evaluated; 2) how the integrated inductors are modeled, since they play a fundamental role; 3) how the full circuit layout parasitics are extracted; and, finally, 4) how the in-the-loop layout generation is carried out.
In the next sections, how inductor modeling can be considered into the optimization-based methodologies is first reviewed, and afterward, the methodologies to include a wider set of circuit layout parasitics and complete layout-aware tools are overviewed. Finally, the innovative contributions of this paper are discussed.
A. Integrated Inductor Modeling
Inductors have a high impact on the performances of the vast majority of RF circuits and systems. For this reason, several authors have discussed the accurate evaluation of their performances during circuit optimization. One possibility is to use limitative foundry-provided inductor libraries, as performed in [4] [5] [6] , which reduces the possibility of finding an optimal inductor for a given application. In [7] , a compact model is used to incorporate some inductor parasitics during the simulated-annealing-based optimization of RF power amplifiers. Other approaches use approximate inductor analytical models, π -models [8] [9] [10] [11] or 2-π -models [12] , and have been applied to different circuit classes. In a different direction, Liu et al. [13] proposed a simulation-based optimization approach for RF amplifiers, where machine learning techniques are used to build an inductor surrogate model. The accuracy of such model is iteratively improved by refining the model with EM simulation results of promising inductors, instead of performing EM simulation of each candidate inductor, as in [14] . Finally, to avoid in-the-loop EM simulations, in [15] and [16] , a Pareto-optimal front (POF) of EM-simulated inductors is obtained priorly to any circuit optimization, and, then, the POF is used as IDS during circuit sizing. This constitutes, essentially, a two-step solution. These approaches, schematized in Fig. 1(a) and (b), still require, however, a subsequent design stage to handle the circuit layout parasitics.
B. Parasitic-Inclusive Methodologies
Attempting to shorten the gap between circuit and layout design steps, a parameterized layout generator and full parasitic extraction are used in [17] to sample the effects of critical interconnect parasitics and on-chip inductors. Their impact is embedded into symbolic models, which are then used to estimate the circuit performances. More recently, in [18] , a hybrid scheme of geometric programming and a manyobjective evolutionary algorithm is used with performance models (PMs) derived for different analog and RF circuits. Device and interconnect parasitics are modeled into symbolic models, using foundry-provided equations and analytical models, respectively.
Following the manual process that is carried out by designers, in [19] , a set of parasitic corners are identified with statistical analysis over earlier/rough placement solutions. Then, the circuit is reoptimized using linear correlations between parasitics and performances. The layout is generated a posteriori using a performance-driven methodology, where performance macro models constrain the layout generation. Similar approaches are taken in [20] , where the parasitic bounds are estimated only within a feasible region first identified, and, in [21] , where the optimization is carried over a parasitic-parameterized netlist instead. These approaches are schematized in Fig. 1(c) and (d).
C. Layout-Aware Sizing
The first RF-specific methodology to incorporate full layout generation into a sizing optimization loop was proposed in [22] . There, a specific module generator with RF building blocks embedded in a procedural layout generator was used to create the layout of each tentative sizing, and then, the parasitics of the critical nets were extracted using 1-D/2-D capacitance models and back-annotated in the netlist. The solutions were evaluated by a circuit simulator or, alternatively, estimated in manually derived PMs to speed up the optimization. Still, no results with integrated inductors are reported. In [23] , an RF-specific procedural layout generator is also used, and, a more extensive set of parasitics are obtained using standard rule-based and quasi-static inductance extraction techniques, as illustrated in Fig. 1(e) .
Layout-aware sizing approaches for baseband analog IC design with explicit layout generation in-the-loop have been reported in recent literature. The most successful approaches discarded the procedural layout generators and adopted template-based approaches [24] [25] [26] [27] or complete enumeration of the hierarchical floorplan [28] , improving the compactness of the floorplan for broader variations on devices' sizes. The solutions reported in [26] and [27] consider multiple floorplan templates to simultaneously pack every sizing solution, and discard the template-based router in favor of an automatic electromigration-aware approach. Moreover, custom 2-D/2.5-D extraction of parasitic capacitances and resistances of all devices and interconnections is performed. Table I summarizes the characteristics of each work overviewed above and the contributions of the proposed approach. Regarding the first key aspect (circuit performance evaluator) listed above for a layout-aware synthesis methodology, PMs for circuit evaluation are error-prone, inaccurate, must be specifically derived for each circuit topology and have unexpected behavior in several regions of the design space. Off-the-shelf circuit simulators are probably the most established CAD tool in the RF design flow, being used to verify the circuit performances from the early design stages until post-layout validations. Therefore, this is a mandatory requirement for high accuracy, while simultaneously easing the inclusion of automation in the design flow. In terms of inductor modeling and simulation [criterion (2) above], EM simulators are the most accurate performance evaluators available to predict all parasitic effects of integrated inductors. This, however, comes at the expense of a high computational time. Physical/analytical models for inductor modeling lie at the opposite end of the accuracy-efficiency tradeoff: short synthesis times but with the lowest accuracy. Therefore, they should be avoided during automatic approaches to calculate an accurate parameter set for the inductors, as shown in [29] .
D. Discussion and Contributions
For parasitic consideration [criterion (3)], there are two distinct approaches to include a broader set of circuit layout effects: prior layout sampling or layout generation in-the-loop. Methodologies with accurate integrated inductor modeling of Section II-A fail to consider other layout parasitics, while the ones in Section II-B estimate them, but still do not perform an explicit layout generation in-the-loop for each tentative sizing. In prior layout sampling, the parasitic information associated with a single layout design or the statistical analysis over several early layout designs do not capture all parasitic variations that could be found during resizing, and several promising solutions may be lost. While layout generation in-the-loop represents an overhead during optimization, having the layout readily available allows computing the precise parasitics for each specific solution without approximations, as well as readily providing a layout for fabrication.
The only RF-specific methodologies of Section II-C eligible for criterion (4) adopt limitative and hard-to-define procedural layout generators, and, therefore, the paradigm must be changed. For parasitic extraction, the analytical/geometrical [30] , however, the accuracy of such extraction is inferior when compared to the accuracy of commercial extractors. Regarding the parasitic estimation, the traditional benchmark verification tool for RF designers is EM simulation. To fully validate a given layout, the entire circuit (without its active part) must be EM simulated to fully consider its parasitic capacitances, resistances and inductances. Therefore, the full parasitics of the circuit should be accounted for in the earlier phases of the design process to shorten this gap.
As a final note, beyond all the approximations that may be made in the field of RF IC synthesis, the designers' confidence will always and ultimately rely on established CAD verification tools. Therefore, for the first time in the literature, the proposed RF layout-aware design methodology combines the following.
1) A circuit simulator for accurate performance evaluation.
2) An integrated inductor characterization using EMbased surrogate modeling to set the optimal IDS, and, a weighted nearest P-neighborhood with tail technique to map it during the circuit optimization. 3) An approach for computing the complete set of circuit layout parasitics with an accurate off-the-shelf extractor from ready-to-fabricate layout prototypes, which are fully generated in-the-loop. This step is performed aware that all layout structures added during prototyping, e.g., inductors' shielding, pads, buffers, etc., and associated routing, have a drastic impact on the circuit performance; and finally, and for the first time reported in RF layout automation. 4) An RF-specific module generator, template-based placement and evolutionary multinet automatic routing with preoptimized interconnect widths, thus avoiding the limitations of procedural generators.
III. PROPOSED LAYOUT-AWARE FLOW FOR RF IC BLOCKS
The general description of the methodology is illustrated in Fig. 1(f) , and the detailed flow is shown in Fig. 2 . The two-step bottom-up design methodology is divided into: construction of a surrogate model for the inductors to determine the optimal IDSs, and, layout-aware sizing optimization, the latter encompassing several other complex tasks. Following a bottom-up approach, the two distinct phases communicate through the generated integrated inductor POF(s).
A. Integrated Inductor Design
A Gaussian-process surrogate inductor modeling technique is adopted to avoid inaccurate physical/analytical models and the inefficiency of EM simulations. Surrogate modeling is an engineering technique used when the most accurate performances of a given system cannot be easily (or cheaply) measured. The model is built from (expensive) accurate evaluations of the system behavior at a limited number of training data samples that cover the design space evenly. The samples can be selected using different techniques, e.g., classical Monte Carlo, quasi Monte Carlo or Latin hypercube sampling. In the results reported in this paper, quasi Monte Carlo sampling was used. In our approach, EM simulations of the parameterized cell of the desired topology, e.g., the octagonal symmetric spiral inductor with shielding of Fig. 3(a) , using the geometric parameters of the data samples, i.e., inner diameter, number of turns and turn width, are performed. Afterward, the EM simulation results are used to train the surrogate structure that models the complete inductor search space using the setup proposed in [31] , and illustrated in Fig. 2 (a). The surrogate model is able to cheaply predict the system performances for nonsampled points. A set of EM-simulated inductor samples, not used in the model training, can also be used to validate the model in different regions of the search space, and eventually increase the number of training samples. The surrogate model offers less than 1% error when compared to EM simulations for nonsampled inductor designs, while the simulation time is reduced by several orders of magnitude after the training period. This accuracy level is obtained with a few hundred samples of the inductor geometries (800 samples in the experiments shown in this paper). This number of samples is sufficient to reach this prediction accuracy while their EM simulation (using ADS Momentum) is still manageable (a few days of CPU time). It must be taken into account that this procedure is performed a priori and only once for each new inductor topology added and technology process used. The generated information can be reused for as many surrogate models as desired for any frequency of operation.
Afterward, a bottom-up synthesis approach is adopted, where the optimal IDS is determined first, and then, composed up the hierarchy. The concept of using POFs for electronic design was introduced in [32] , and later successfully applied by several authors to hierarchical bottom-up sizing of analog, mixed-signal [33] , [34] and RF circuit classes [16] . For this purpose, an NSGA-II-based [35] multiobjective optimization is performed, using the surrogate model as an inductor performance evaluator, to readily obtain a POF of inductors, as illustrated in Fig. 2(a) . The kernel was designed to solve the general constrained multiobjective problem defined as
where, x is the vector of N design variables, g(x) the J constraint functions (performances, or analytic functions of the performances, that should be made larger than a specified value) and f (x) the M objective functions (performances, or analytic functions of the performances, that should be minimized). The objective functions are set to minimize the inductor area, and maximize both the quality factor (Q) and the inductance (L). Optimization constraints are added to ensure that the inductance value is sufficiently flat from dc to slightly above the operating frequency, and that the self-resonance frequency is sufficiently above this frequency. The result of this optimization is the POF of Fig. 3(b) , which shows the best tradeoffs among area, Q and L. The POF is then used as input of the layout-aware flow and define the IDS, providing the Sparameter files that accurately describe its behavior for circuit simulation.
B. Layout-Aware Sizing Loop
In this section, the generic netlist of the voltage-controlled oscillator (VCO) of Fig. 4 is used to illustrate the methods adopted in the layout-aware sizing loop of Fig. 2(b) , which are also sketched on Algorithms 1 and 2. The major steps are briefly overviewed in order.
1) Optimization Kernel (Lines 2-8 of Algorithm 1):
The circuit optimization is also carried out by the NSGA-II kernel, that selects different sizing solutions, each one with a new set of design variables x (e.g., width, length or number of finger of the transistors' nMOS 1,2 or pMOS 1,2,3,4 , number of fingers per row and number of fingers per column of the varactors C var1 and C var2 , etc.). The number of design variables defines the space order, while the variable ranges will define the size of the search space. The kernel is set to solve the multiobjective problem of (1). However, circuit design specifications are traditionally formulated as
where a set of LB lower bounds, P L j , and UB upper bounds, P U j , for some of the A measured circuit characteristics, p k (x), are imposed during optimization, e.g., oscillation frequency equal or above 2.45 GHz (lower bound) and oscillation frequency equal or below 2.55 GHz (upper bound). Therefore, the general problem formulation of (1) is transformed and treated in compliance with
where p m (x) are the circuit's performance metrics being optimized, e.g., power consumption or phase noise at 10 MHz offset from central oscillation frequency. The optimization of Fig. 5 . Illustration of the weighted nearest P-neighborhood with tail mapping and corresponding probability of being selected by the mutation operator on a set of ten solutions (S1-S10) for the 4-neighborhood of S1.
electronic circuits using genetic algorithms, and particularly, the application of genetic operators to devices' dimensions or bias voltages/currents, is a widely acknowledged concept. However, the use of POFs from lower hierarchical levels to optimize higher levels in the hierarchy poses additional problems to these evolutionary algorithms. This is the case of inductors (line 2 of the netlist of Fig. 4) , where a tuple of performances (i.e., area, Q, and L) cannot be efficiently used as design variables as their values are not regularly distributed. Therefore, to effectively explore the set of N IND solutions at the inductor POF when optimizing the complete circuit, the inductors must be mapped and organized in such a way that the mutation operator most probably make "small changes" to the currently selected solution (as mutation is expected to operate). In this paper, the weighted nearest P-neighborhood with tail mapping, proposed in [36] , is adopted to map the preoptimized inductors during the circuit optimization. Unlike mapping methods based on sorting only [16] , here the distance between inductors in their performance space determines the behavior of the mutation operator applied. Formally, the probability s b (x) of the inductor b being selected when the evolutionary mutation operator is applied to a solution whose inductor is a, is given by
where P is the number of points in the neighborhood of each inductor; θ a is the neighborhood of inductor a, i.e., the set of the P inductors closest to a in their Euclidean performance space; subscript d refers to the inductor which is closest to a and is not in θ a , and d a,x is the Euclidean distance from inductor a to any other inductor x. The size limit of θ a ensures scalability by limiting the amount of probability values stored, and inductors in θ a are selectable with a probability that grows inversely with the distance. Inductors not in θ a are selectable as well, all with the same, small, probability. This tail accounts for the existence of clusters in the IDS (which may appear due to the constraints imposed in the inductors and the discrete nature of search space), as illustrated in Fig. 5 , where some solutions would become inaccessible from others. Such mapping strategy proved to outperform other strategies, such as matrix mapping, nearest neighbor ordering or nearest P-neighborhood without tail for several experiments [36] .
2) Layout Generator and RF Module Generator (Algorithm 2):
The inductors from the inductor POF are imported as GDSII files, and the remaining modules generated using an internal RF module generator. Afterward, the available placement templates are packed for each sizing. Since any geometrical requirement from the layout can be imposed as a constraint or an objective for the optimization problem, the floorplan that suits most of those requirements, for each sizing, is passed to the router. Here, a wiring topology, global routing and detailed routing solutions with wiring symmetry are devised for each floorplan. Further details on the layout generator are described in Section IV.
3) Off-the-Shelf Tools (Lines 12-16 of Algorithm 1):
The automatically generated layouts are saved as GDSII files and passed to the external tools. In a first phase, Mentor Graphics' Calibre nmLVS (layout-versus schematic) is used to ensure compliance of the automatically generated GDSII file with the circuit netlist (Fig. 4) . Afterward, the Calibre nmLVS report is used in Mentor Graphics' Calibre xRC tool to extract all parasitic structures from the complete set of active, capacitive and resistive devices of the circuit. Nonetheless, the support of a different external layout-versus schematic tool or extractor is only dependent of executing different calls during this phase, i.e., if the input/output SPICE-like netlist format files hold, any tool can be easily integrated in the flow. Integrated inductors are ignored at the previous extraction, since a more accurate extraction is already included in the EM-based surrogate model. Therefore, the corresponding S-parameters from the inductors are back-annotated into all the extracted netlists as Fblock devices (used specifically to simulate devices whose description is based on S-parameters). The parasitic-aware performances from the entire circuit [extracted netlist and Fblock(s)] are measured from a set of testbenches (dc, steadystate analysis, steady-state noise, etc.) using Mentor Graphics' Eldo RF, and used in the optimization process together with the accurate geometrical properties of the circuit measured by the Layout Generator.
The proposed approach is flexible to any RF circuit class, e.g., VCOs, low-noise amplifiers, mixers, etc., and the inputs required from the designer are the parameterized circuit and testbench(es) with corresponding analyses and measures. The ranges of the design variables and design specifications can be specified using a graphical interface developed for the framework. For the layout generation, only the floorplan template(s) must be specified.
IV. IN-THE-LOOP AUTOMATIC GENERATION OF THE
READY-TO-FABRICATE LAYOUT PROTOTYPE This section provides further details on the layout generation that is carried in-the-loop: first, the template-based Placer, followed by the fully automatic router.
A. Template-Based Placer (Lines 4-9 of Algorithm 2)
The proposed placer is built over the template-based approach for analog and mixed-signal IC blocks introduced in [37] , where the designer is responsible for providing a highlevel floorplan description, and then, all the instantiation and packing procedures are performed automatically given any set of device sizes. Similarly, the RF module generator is an extension to other RF devices and constructs, e.g., double-poly capacitors, varactors, RF MIMs, RF MOSFETs, guard-rings, options to extend the inductors' shielding to surround other parts of the circuit, etc., of the technology-independent module generator. Inductors are imported as GDSII files. Also, the same can be performed for other fixed layout structures (e.g., pads).
The high-level floorplan guidelines are provided in an XML form, using simple structures that capture the matching, proximity and topological relations that the designer wishes to impose. A template description for the VCO netlist of Fig. 4 is illustrated in Fig. 6 . As it is shown, the template hierarchy should be refreshed every time that additional constructs are needed, e.g., N-type/P-type guard-ring around pMOS/nMOS devices and inductor shielding around the complete block. This set of guidelines is then mapped routinely to nonslicing layout representations, which are later used to generate the floorplan for each tentative sizing solution. Furthermore, inductors are kept at consistent distances in all four directions during automatic placement, attempting to minimize not only the magnetic coupling to other inductors, but also, to the rest of the circuit.
B. Fully Automatic Router
While the placement is controlled by the circuit designer in a high-level fashion using the technology-and specificationindependent template, all routing setup and execution is kept independent from placement. That is, as solutions vary in a multitude of different devices' sizes/shapes and performances, regardless of the template(s) and subsequent placement obtained, the router presents a design-rule-and LVS-correct layout solution without additional effort for the designer. To accomplish this, a three-step router is adopted.
1) Wiring Planner (Lines 10-18 of Algorithm 2):
The first block parses the netlist of the RF block under optimization, and, together with the obtained floorplan, derives the wiring topology that connects all the terminals and provides the optimal terminal-to-terminal connectivity. The problem is formulated as: given a set of t terminals {T 1 , T 2 , . . . , T t }, construct the tree that is strongly connected (i.e., all terminals are interconnected) and that minimizes the total wiring area of the tree given by
where l i,j is the rectilinear distance between the two terminals and w i,j is the wire width. This problem is solved with the method proposed in [38] . When all wiring topologies are obtained, the symmetry information of the high-level floorplan guidelines is used to identify symmetries between terminalto-terminal instances. Each terminal-to-terminal connection from each topology (i.e., each net) is tested with all other connections from the same and other topologies. Different heuristics can be used for wire symmetry pattern identification, as detailed in [39] .
2) Single-Net Global Router (Lines 20-24 of Algorithm 2):
Each terminal of each cell may contain multiple electrically equivalent locations, where the connection can be made. Therefore, in the second block, each terminal-to-terminal connection is transformed into a rectilinear path, where the ports that minimize the wire area, while implementing the detected symmetries, are selected from the multiple available ports of their corresponding terminals. To achieve this, first, a multilayer rectilinear grid for the problem is constructed, which consists of a directed graph considering 3-D vertices and obstacles. Then, to select the best ports to be connected and the corresponding path, a variation of the A* path-finding algorithm [38] operating over the sparse nonuniform multilayer grid is taken. A possible layout solution for a given sizing after the single-net global Router is illustrated in Fig. 6(b) .
3) Multinet Detailed Router (Lines 26 and 27 of Algorithm 2):
In the last step, routing paths are allowed to go off the global routing grid, while kept in the manufacturing grid of the technology process. Previously determined terminal-to-terminal connections, global routing solution, and symmetry information are used as the starting point for an optimization process. This optimization-based routing follows the principles introduced in [37] , where an evolutionary algorithm performs slight structural and layer changes in the physical representation of a population of different and independent detailed routing solutions. This allows optimizing all wires of all nets simultaneously. The different routing solutions are evaluated by built-in algorithms that are basically lightweight design-rule-and LVS-check procedures, which provide the constraints at each generation of the optimization problem. Solutions should converge to feasible ones, i.e., feasibility is attained when no design rule or LVS rule is violated, while keeping the minimum wire length as objective. The adopted optimization kernel is a genetic algorithm, designed to solve the single-objective optimization problem find x that minimize where, N net is the number of nets, n i the number of terminalto-terminal instances in the net i, and K j stands for the fixed number of rectilinear segments in wire j. Parameters l ijk and w ijk are the length and width, respectively, of the segment k of wire j of net i, and z ijk the tabled cost of a given conductor (preferred conductors should be associated with the lower costs). The dimension of the design variables' space for a routing solution, x d , can be computed with
with layer ijk being the index of a different available conductor, and, Src and Sink the different electrically equivalent locations available within the start or end terminals, respectively, of a wire to establish the connection.
C. Preoptimized Interconnect Widths
While every layout designer agrees that routing should be minimized as much as possible, the selection of interconnect widths is usually performed by rules-of-thumb. These rules-of-thumb are technology-dependent and a lot of experimentation is still required to achieve the desired post-layout circuit performances. While increasing interconnect widths reduces the parasitic resistances, it also results in larger parasitic area capacitances as well as parasitic coupling between nets. Therefore, the determination of the interconnect widths (and the number of vias proportional to those widths) is a delicate tradeoff on RF circuit layout design. From the point of view of an automatic layout-aware sizing methodology, leaving the convergence of the process dependent of randomly selected wire widths may cause the optimization process to fail. Table II presents the nominal performances of the VCO from Fig. 4 for a given sizing. Using the same floorplan, wiring planner and global Router, four different multinet detailed routings were performed by varying the interconnect widths (and consequently the number of vias). The obtained layouts were extracted, the post-layout performances measured, and the results annotated on columns L1 to L4 of Table II . As observed, even though the floorplan and global routing solutions are the same for all cases, the post-layout performance figures of the VCO are extremely sensitive to the interconnect widths and the number of vias adopted.
To determine the optimal interconnect widths, a simulatedannealing algorithm [40] is here used to independently vary the width multiplier used within each net. In this optimization, each combination of design variables is evaluated by running the detailed routing, extracting the layouts in Calibre xRC, and, using c(x), the normalized Euclidean distance between pre-and post-layout relevant performances figures, as cost function
where Pf are the number of relevant performance figures, i.e., oscillation frequency (f OSC ), phase noise (PN)@10KHz, PN@100KHz, PN@1MHz, PN@10MHz, and power consumption (P DC ) for the current example. x d computes the dimension of the design variables' space, i.e., multiplier width w i for each net i and number of vias v i proportional to w i . The results obtained with this simulated-annealing optimization are shown in the last column of Table II , which balanced both the parasitic resistances and parasitic coupling capacitances for post-layout performance figures closer to the nominal values. While this procedure is performed a priori for a representative sizing solution, the interconnect widths can still become outdated as the layout-aware flow evolves. In a future version of the proposed methodology, the objective is to incorporate this feature within the layout-aware optimization loop in a similar scheme to the one performed in [41] , where placement templates were automatically generated on-the-fly.
V. EXPERIMENTAL RESULTS
In this section, the results obtained using the proposed methodology are presented. To show its potential, a widely used RF circuit block is considered for a 0.35-μm CMOS technology, namely a VCO. Note that all process-dependent simulations and extractions are carried out with off-the-shelf tools, therefore, the accuracy of the methodology itself is completely independent of the technology adopted. The use of the 0.35-μm CMOS technology is motivated by the fact that a reliable description of the technology process layer stack was available, allowing accurate EM simulations. 
A. Optimization Setup
From the VCO topologies available, the crosscoupled double-differential topology with current biasing technique [3] , whose schematic is illustrated in Fig. 7 , is adopted. This type of LC VCO shows good phase noise performances as well as low power. The VCO is connected to output buffers to fix the output capacitance and ease the experimental measurement. Usually, the most important VCO performances are the oscillation frequency f OSC , the phase noise (PN), the frequency tuning range f TUNE , the power consumption P DC , the output swing V OUT , and, the circuit area, being the latter directly related to the manufacturing cost in IC technologies. Taking the previous aspects into consideration, the design variables and the optimization objectives and constraints are shown in Tables III and IV, respectively. This circuit operates at V dd = 2.5V.
The inductor topology chosen for this circuit is the octagonal symmetric inductor with shielding, and the design variables of the inductor used to generate the POF are shown in Table V . This allowed obtaining the POF previously presented on Fig. 3(b) , which sets the optimal IDS with 1000 points for bottom-up synthesis.
B. Sizing Optimizations
To first study the need for a layout-aware flow, ten runs of the sizing optimization for the proposed setup were performed. In these optimizations, only the sizing of the devices as well Fig. 9 . Placement template hierarchy for the VCO. Shaded boxes refer to subpartitions. Devices, blocks or subpartitions are either generated using the custom module generator or imported as a GSDII file (gdsii).
as the EM-characterized inductors were considered, but disregarding full parasitic extraction. It is important to note that the foundry models of the devices already contemplate layout parasitic estimations; therefore, the pre-to post-layout gap is already shortened. Each optimization was performed with a population of 256 individuals (solutions) for 200 generations from random initial solutions. Since no layout is available yet, the minimization of the device areas summation of the devices (including buffers and pads) is adopted instead of the real placement area. A summary of the results of these ten runs is presented on Table VI , and the POF obtained in run VCOS2 , is illustrated on Fig. 8 .
C. Post-Layout Simulation
After the solutions were obtained, the placement template hierarchy of Fig. 9 was defined by an experienced RF designer, capitalizing the provided expertise, e.g., aligned current/signalflows, minimal wiring topology, mismatch, guard-rings, shielding, dummies, pad placement, etc. The layouts of the designs from the ten previous runs (i.e., 2560 designs) were automatically generated with the procedures proposed in Sections IV-A and IV-B, with the interconnect widths predefined using the optimization method of Section IV-C. Each automatically generated layout was extracted with Mentor Graphics' Calibre and the full post-layout performances were simulated. From the original 2560 designs, in approximately 86% of the points the steady-state analysis failed convergence due to the presence of layout parasitic devices (in most cases, the extracted layout parasitics make the design stop oscillation TABLE VIII  TEN VCO LAYOUT-AWARE OPTIMIZATIONS WITH EM-CHARACTERIZED INDUCTORS and, hence, the simulator is unable to converge to the guessed oscillation frequency), while 11% actually got simulated but failed to meet at least one performance constraint post-layout, and only a small set verify all performance constraints, results also highlighted on Table VI. Particularly for run VCOS2 , the post-layout front is illustrated on Fig. 10 and pre-and post-layout performances of some sample points of this front are presented in Table VII . As it is clearly observable, disregarding a full parasitic extraction from ready-to-fabricate layout prototypes leads to some of the performances being over-estimated in a prelayout stage (e.g., P DC ), others being mostly under-estimated (e.g., PN and V OUT ), and, the oscillation frequency always deviating from prelayout values. All of this is also allied to unrealistic layout area estimation. In the traditional flow, the layout of each design failing post-layout validation would be reiterated manually until the impact of layout parasitics is negligible and all design specifications are fully met. However, this may not always be achievable as manually finding the culprit parasitics would be like finding a needle in the haystack of nets of a complex circuit. The layout of point S 2 (which refers to sizing-only optimization) is illustrated on Fig. 11(a) .
D. Layout-Aware Optimizations
The previous results clearly justify the need for a layoutaware approach. Therefore, a batch of ten runs of the layout-aware sizing optimization for the proposed setup were performed following the strategy presented in Section III. In contrast to the runs from Table VI, all device and interconnect parasitics are fully accounted for. Each optimization was conducted with a population of 64 individuals for 50 generations, from random initial solutions. Each layout-aware point took on average 264 s to be evaluated on an Intel Core i7-3770 @ 3.4 GHz workstation with 32 GB of RAM, including complete layout generation, extraction and simulation of the extracted netlist, which represents a significant overhead in terms of computational effort when comparing to the 7 s required on average for prelayout simulation only. A summary of the results of these ten runs is presented on Table VIII , and, the POF obtained in run VCOLA4 shown in Fig. 12 . In Table IX , a more detailed analysis of some sample points is presented, and, the corresponding device sizes of those solutions are in Table X. All the designs in these layoutaware POFs comply with the complete set of specifications, and therefore, are more trustworthy than the optimizations not considering full layout parasitics. Moreover, the inclusion of all required layout structures for manufacturing during optimization brings the designer closer to a first-pass fabrication success. The layout of points LA 1 , LA 2 , and LA 3 are illustrated in Fig. 11(b)-(d) , and the point LA 4 in Fig. 13 .
E. Comparison Against Electromagnetic Simulation
Even though all stages of the proposed methodology were built over established CAD tools for RF IC design, in this section an accuracy comparison is carried out between the proposed approach and the benchmark used in RF design, i.e., the EM simulation. To do so, the GDSII data from the layout point LA 4 was imported in ADS Momentum. An EM simulation was performed to consider all the parasitic components of the routing and circuit shielding. The S-parameters obtained from the EM simulation were then back-annotated in the netlist as a Fblock device, as performed for the back-annotation of inductors, and, the entire circuit simulated in Eldo RF. The results of this simulation are shown in the last column of Table IX . Despite some minor differences between the measured post-layout performances resultant from the Calibre xRC extraction and the EM simulation, it is possible to observe that the post-layout simulation is very similar to the EM-extracted simulation, endorsing, therefore, the proposed approach.
As previously said, the EM simulation of the routing is a time-consuming process and a time-prohibitive solution to evaluate each candidate within the optimization process. In this example, the EM simulation of a single routing layout took approximately 71 h for a setup of 700 frequency points and a mesh density of 30 cells/wavelength. An EM simulation with less frequency points and a wider mesh could be used to speed up the process, however, by using less frequency points the interpolation could no longer be passive and causal, and, therefore, no convergence is achieved during the circuit simulation. On the other hand, by reducing the number of cells/wavelength, the price to pay is accuracy degradation.
VI. CONCLUSION Electronic design automation tools for reliable integrated passive devices design and with realistic circuit layout parasitic impact are mandatory to ease and speed up RF IC synthesis. This paper overviewed the major efforts proposed in the area in the last two decades, and took one step forward, by combining EM-characterized integrated inductors and full parasitic extraction from ready-to-fabricate layout prototypes during a sizing optimization. The target of this novel approach was not to drive RF designers away from their current workspace, but instead, to exploit the full capabilities of well-known and most established off-the-shelf CAD tools. Promising results over a widely used VCO were provided as a proof-of-concept, extensively validated, still, the applicability of the methodology to any other RF circuit class is straightforward. By completely exploring the ready-to-fabricate post-layout design space, design iterations can be successfully eliminated, bringing these RF circuit blocks closer to a first-pass fabrication success as every structure required for tape-out is considered and balanced during the optimization process.
